. Introduction
A particularly intriguing aspect of oxide electronics is the combination of functional oxides with Si-CMOS (complementary metal-oxide semiconductor) technology, which has the potential to extend greatly the performance of silicon devices. Integrated circuits (ICs) built from functional oxides are needed to fully exploit the functionality of oxides. Whereas ZnO-based ICs have been demonstrated, [1] [2] [3] they solve this issue only partially, because the mobile electron system of ZnO is based on s and p electrons and therefore bears the traits of standard, meanfi eld semiconductors such as Si and GaAs. Much richer functional electronic properties are provided by complex oxides with electron systems based on d or f electrons. Electronic correlations are found in such systems [ 4, 5 ] and the materials display functional properties that include magnetism of many kinds, memristive effects, multiferroicity, and sensor functions (for overviews see, for example, refs. [6] [7] [8] [9] ). Electronic correlations offer, for example, the capability to realize phase-transition transistors such as Mott transistors [10] [11] [12] or capacitors with large quantum capacitance. [ 13, 14 ] Resistors, transmission lines, inductors, and capacitors are straightforward to realize from complex oxides; diodes, sensors, transducers, and individual transistors, for example, have already been demonstrated. [ 6, 10, [15] [16] [17] [18] [19] Numerous devices have been written with the biased tips of scanning force microscopes, even at length scales smaller than 10 nm. [ 20 ] However, it has not yet been possible to fabricate transistors that switch other transistors, which is a prerequisite for integrating functional oxides into ICs.
To fabricate oxide fi eld-effect transistors (FETs) with a voltage gain large enough for the devices to be used as building blocks of integrated circuits, materials with conductances that show a strong response to transverse electric fi elds have to be found for the drain-source channels. Among others, ultrathin and two-dimensional (2D) electron systems induced in oxide heterostructures appear to be promising candidates. First, the electric-fi eld response of such systems is expected to be high, because their electrostatic screening lengths usually exceed the thickness of the conducting sheet. Second, some of these 2D-systems undergo a metal-insulator transition as a function of carrier density, making them candidates for phase-transition transistors.
Electron systems that are ultrathin and in many cases even two-dimensional have been induced in heterostructures of complex oxides, as pioneered by A. Ohtomo and H. Hwang. [ 21 ] While electron-phonon scattering limits the room-temperature mobilities in these heterostructures to order 10 cm 2 V −1 s −1 , low-temperature mobilities well above 1000 cm 2 V −1 s −1 have been achieved in some of the heterostructures. [22] [23] [24] [25] [26] [27] [28] [29] Using the 2D electron system at LaAlO 3 -SrTiO 3 interfaces [ 30 ] which forms a two-dimensional electron liquid (2DEL) [ 31 ] as drain-source channels, n-channel fi eld effect devices have been fabricated using back-gating, [ 32 ] side-gating, [ 33 ] and top-gating, [ 18, 34, 35 ] and voltage gains larger than one have recently been obtained. [ 18 ] In such heterostructures the voltage gain is particularly large because the drain-source channels are embedded in materials with high electronic susceptibilities, the room-temperature small-fi eld dielectric constants of LaAlO 3 and SrTiO 3 equaling ≈24 and ≈300, respectively. However, as complex oxides usually
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comprise several different kinds of cations, have a complex lattice structure, may easily form unwanted phases, and may have high densities of oxygen vacancies or oxygen interstitials, [ 36 ] such heterostructures of complex oxides can harbor many kinds of electronically active defects that may inhibit device functioning. Nonetheless, it may also be expected that in some cases oxides mitigate the impact of defects on their electronic properties. Owing to their typically narrow bands and rather high effective carrier masses, for example, the electron systems in oxides have a more local character than those in semiconductors, such that the electronic perturbation created by defects is confi ned to a smaller volume. In addition, with usually smaller mean free paths, scattering at defects tends to be less detrimental in oxides than in semiconductors.
. Results
Motivated by the promising properties of the top-gated LaAlO 3 -SrTiO 3 FETs, we employed them to build NMOS (n-type metal-oxide-semiconductors) ring-oscillators. Starting from the individual transistors presented in ref. [ 18 ] we fi rst explored the manufacturability and robustness of devices with various gate confi gurations by fabricating arrays with increasingly larger numbers of individual transistors. Examples of such devices are given in the cross sectional sketches and photographs of 5 uc) bilayer. The BaTiO 3 layer is used to avoid direct tunneling to the gate and to strengthen the samples against electrostatic surges while keeping the capacitance as high as possible. The device characteristics did not show signs of ferroelectricity in the BaTiO 3 layer. As shown by scanning transmission electron microscopy (STEM) cross-sectional imaging of the patterned devices (see Figure S1 of the Supporting Information), as expected from the lattice mismatch the layer contains edge dislocations with cores oriented parallel to the interface ( Figure 3 ). We attribute the suppression of the ferroelectricity, specifi cally of the device-relevant out-of-plane ferroelectricity, to the strain fi eld around the cores of such dislocations to which the BaTiO 3 is exposed, much as has been reported for PbZr 1-x Ti x O 3 nanostructures [ 37 ] and to possible further defects of the BaTiO 3 . Electron energy loss spectroscopy (EELS) spectroscopic images were collected on all the cations simultaneously demonstrating that intermixing was confi ned to one unit cell at the LaAlO 3 /SrTiO 3 interface and one-to-two unit cells at the BaTiO 3 /LaAlO 3 interface. The slightly lower signal in the BaTiO 3 fi lm is due to the disorder caused by the dislocations. These studies revealed the defect rates of Au-BaTiO 3 -LaAlO 3 -SrTiO 3 devices to be suffi ciently small to start the exploratory fabrication of complete integrated circuits covering areas of several mm 2 .
To facilitate the fabrication of the integrated circuits, FETs with gate lengths of tens or hundreds of micrometer were used. Figure 4 shows the current-voltage characteristics I D ( V DS ) and I D ( V GS ), the gate leakage current I G ( V GS ), and the V GS dependence of the subthreshold swing S (the V GS change required to change I D by a factor ten, see supplementary) calculated from the I D ( V GS ) data of such FETs. Except for a small hysteresis (see Figure S2a of the Supporting Information), which is attributed to the charging of defects, the characteristics compare well with those of semiconductor FETs (compare, e.g., the I D ( V DS ) characteristics with the model input voltage range. This shift primarily arises due to the fi nite resistances of the DS-channels, from the LaAlO 3 -SrTiO 3 2DEL forming the line that connects the transistors with each other, and from the line that connects the switching FET's source to ground.
The ring-oscillators consist of three cascaded inverter stages and an output stage. Each chip fabricated carries six oscillators. These circuits had a minimum feature size (widths of the resistors) of 40 μ m. The circuit diagram, the chip layout, and micrographs of the ring-oscillators are shown in Figure 6 and 7 a-c. Enabled by the voltage gain of the inverter stages (e.g., ≈5 at an input voltage of 150 mV for V DD = 5 V and V neg = −1 V), the outputs of the inverters were coupled to the inputs of the subsequent stages with voltage dividers. To match the threshold voltages of the FETs, the voltage shift described above was compensated by means of the additional negative supply voltage V neg (see Figure 6 ). Each oscillator comprises eight FETs as well as eight LaAlO 3 -SrTiO 3 40 k Ω resistors, forming four 1:1 voltage dividers. They were fabricated by structuring rectangular-shaped conductors from the 2DEL (see Figure 7 c ). As shown in Figure 7 d, the oscillators work with an output voltage swing of ≈300 mV, and an RC time-constant-controlled oscillation frequency of 1.4 kHz, both values matching the expectation.
. Conclusion
The successful operation of integrated circuits based on LaAlO 3 -SrTiO 3 heterostructures proves that with the deposition and patterning processes available, monolithically integrated, active circuits of functional oxides can be fabricated, despite the defects present in heterostructures of complex oxides. The fabricated circuits consists of oxide FETs, oxide resistors, and oxide interconnects. Diodes and capacitors based on the same calculation of ideal semiconductor MOSFETs as discussed in ref. [ 38 ] . With mobilities of ≈5 cm 2 V −1 s −1 and typical gain factors of β ≈10 −5 A V −2 (300 K), their saturation current densities are ≈10 mA cm −1 ( V GS = 0 V) and their subthreshold swings are as small as 60-70 mV dec −1 (Figure 4 d) . These swing-values match the theoretical limit of conventional semiconductor FETs. [ 39 ] Figure 4 e shows the variation of the threshold voltage V T of several devices. The scatter in the device parameters, for example of V T or of β , we attribute to the inhomogeneities of the defect distribution in the SrTiO 3 substrates and to slight spatial variations of the carrier concentrations across the samples. Gate leakage was found to be insignifi cant (Figure 4 b) , and we conclude that in the gate barrier defects are present only in insignifi cant numbers or do not cause conducting paths. Indeed, self-sealing of pinholes in the gate has to be expected, as for the 2DEL to exist at small V G , the LaAlO 3 layer needs to be structurally intact across a thickness of at least 4 uc. [ 32 ] Therefore, as illustrated in Figure 4 b (inset), the LaAlO 3 -SrTiO 3 interface below LaAlO 3 pinholes is insulating. Rather than providing shorts, the pinholes are thus isolated from the 2DEL. In this case, the balance between the competing interface phases in a complex oxide system facilitates its use in devices. This self-healing effect cannot be operative for gate voltages that are positive and suffi ciently large to induce by themselves the 2DEL.
NMOS-type inverters were built by connecting switching-FETs and load-FETs in series ( Figure 5 ) . To obtain the different saturation currents required for NMOS-inverters, we used switchingFETs and load-FETs of different channel lengths l ( l = 50 or 100 μ m for the load FETs; l = 100, 150, or 200 μ m for the switchingFETs) and kept the channel width w = 600 μ m fi xed. The transfer characteristics of one inverter are shown in Figure 5 b, which again reveal hysteretic behavior as caused by the hysteresis of the FETs. For V neg = 0, the output voltage range of the inverters is shifted by ≈1 V to positive values with respect to the www.advmatinterfaces.de will be characterized by the high functionality characteristic of the oxides and by the fact that their fundamental properties, such as the possible presence of phase transitions or the existence of strong electronic correlations, differ from those of conventional semiconductors.
. Experimental Section
Sample Preparation : The LaAlO 3 fi lms were deposited by RHEEDcontrolled pulsed laser deposition (PLD) at a growth temperature of material system have already been demonstrated. [ 14, 19 ] While these results were obtained with one specifi c heterostructure system, the LaAlO 3 -SrTiO 3 interface, they indicate the viability of oxide components and devices to complement Si CMOS technology. We expect that faster devices and CMOS circuits can be implemented once suitable materials with a higher roomtemperature mobility [ 40 ] and also hole-based oxide interface systems are implemented and optimized. Here, a wide spectrum of possibilities is offered by the large variety of oxide materials systems that is available and by the freedom of choosing the architecture of the heterostructures. Oxide electronic circuits . Throughout the study the gate currents were much smaller than the drain-source currents. The inset illustrates the self-sealing mechanism supposedly responsible for the generally low leakage currents observed (see text). At negative gate voltages the gate current is suppressed by the electric-fi eld-induced reduction of the interface carrier concentration. [ 18 ] www.advmatinterfaces.de T = 780 °C in an O 2 atmosphere of p = 1 × 10 −4 mbar using a laser fl uence of ≈2 Jcm −2 . The Au fi lms were grown in situ by sputter-deposition in an Ar atmosphere of p = 0.1 mbar with an rf-sputtering power of P = 10 W. BaTiO 3 fi lms were grown by RHEED-controlled PLD in an O 2 pressure of p = 3 × 10 −3 mbar at T = 650 °C. Lithographically defi ned interface contacts to the 2DEL were provided by Ar-ion milling and refi lling with Ti that was dc-sputtered at p = 0.05 mbar and P = 30 W.
Patterning : The LaAlO 3 fi lms were patterned as described elsewhere. [ 41 ] The Au fi lms were patterned by Ar-ion etching or by wet-etching with an aqueous KI:I 2 solution. The electron-beam-lithography was done with a Jeol (JBX-6300FS) 100 kV system. Spin-coated PMMA was used as resist. A slightly conductive solution (ESPACER) was spin-coated on top of the PMMA, to prevent negative infl uences due to charging of the insulating substrate during patterning. After exposure, the ESPACER was removed in H 2 O and the resist was developed with MIBK.
STEM-Imaging and EELS : A cross-sectional TEM specimen was prepared from an area on the patterned wafer under the gate using the FEI Strata 400 focused ion system. HAADF-STEM images and EELS spectroscopic images were acquired on the 100 keV Nion UltraSTEM. [ 42 ] The Quefi na Dual-EELS spectrometer was used to simultaneously record the signal from the Ti- 
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